APPLICATION FOR
UNITED STATES LETTERS PATENT

APPLICANT(S):   ERWIN BEHNEN
JEFFREY P. SOREFF
JAMES D. WARNOCK
DIETER WENDEL

TITLE: METHODS FOR MODELING LATCH
TRANSPARENCY

DOCKET NO.:   ROC920030119US1

INTERNATIONAL BUSINESS MACHINES CORPORATION

CERTIFICATE OF MAILING UNDER 37 CFR 1.10

I hereby certify that, on the date shown below, this correspondence is being deposited with the United States Postal Service in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, as "Express Mail Post Office to Addressee" Mailing Label No.: EV158464552US on ___9|26|03___.

Name of person mailing papers: ___BRIAN M. DUGAN___

Signature _____ Date ___9|26|03___

DUGAN & DUGAN, P.C.
18 John Street
Tarrytown, New York 10591
(914)332-9081

METHODS FOR MODELING LATCH TRANSPARENCY

FIELD OF THE INVENTION

The present invention relates generally to
5   integrated circuit (IC) design, and more specifically to
methods for modeling latch transparency during IC design.

BACKGROUND

A circuit simulation tool may be used to determine
10   a delay to logic transitions on one or more outputs of a
proposed circuit design based on a delay from logic
transitions on one or more inputs of the proposed circuit
design. For example, a circuit simulation tool may
determine a delay to logic transitions on one or more
15   outputs of each component (e.g., logic device) included in
the circuit design based on a delay from logic transitions
on one or more inputs of the component. Thereby, the
overall response of the circuit may be determined.

For complicated circuit designs, simulation of the
20   exact behavior of each component within a circuit may be
time consuming and in some cases prohibitive. Accordingly,
static timing tools which model the timing behavior of a
circuit and/or each component included in the circuit rather
than the overall response of each circuit component have
25   been developed. For example, static timing tools may be
used to determine when one or more signals should be
inputted by a portion of a circuit design, when one or more
signals will be outputted from a portion of the circuit
design, or other timing behavior of the circuit design.

30   An important aspect of successfully supporting
circuit design using a static timing tool is accurately
modeling the timing behavior of a latch, such as a
master/slave latch. In many circuit designs, latches are

1

used to divide logic included in a circuit design into paths
of equal length which are bounded by the latches.
Accordingly, any static timing model of such a circuit
should accurately model the timing behavior of the latches
5   employed by the circuit.

When implemented in hardware, latches included in
high-performance applications generally exhibit latch
transparency; a condition that allows a latch to operate
properly even when data arrives at an input of the latch
10 after a leading edge of a clock pulse that is used to launch
data from the latch. Latch transparency may relax certain
timing constraints of a circuit design, and should be
modeled by a timing tool to provide a circuit designer
greater flexibility. Unfortunately, latch transparency is
15 not efficiently modeled using conventional timing tool
techniques because such modeling is computationally
expensive and a timing report created by the timing tool is
difficult to interpret, for example, by a designer.

One conventional technique for modeling the
20 behavior of a circuit in a timing tool treats each latch in
the circuit as non-transparent. In a non-transparent latch
(e.g., master/slave latch), data typically is captured by a
first latch in the master/slave latch with a trailing edge
of a capture clock signal, and is launched out of a second
25 latch in the master/slave latch with a leading edge of a
launch clock signal. Accordingly, when latch transparency
is ignored, a timing tool must ensure that (1) data arrives
at the first latch before a trailing edge of a capture clock
signal which is used to capture data with the first latch;
30 and (2) data arrives at the second latch before a leading
edge of a launch clock signal which is used to launch data
from the second latch. Although the above static timing
model is easy to implement and does not require a static

timing tool to perform a large amount of computation, such
an approach places artificial timing constraints on a
circuit design that may result in degraded circuit
performance and that would not be present if latch

5   transparency was considered. A non-optimal circuit design
may result.

In another conventional technique for modeling the
behavior of a circuit in a timing tool, every latch in the
modeled circuit is treated as transparent. When every latch

10   is treated as transparent, greater design flexibility is
provided. However, a timing tool that treats all latches as
transparent must determine the worst-case cycle time due to
constraints imposed by all possible paths of a circuit
design to ensure that signals reach their destinations as

15   required by the circuit design. As such a large and in many
cases unnecessary amount of computation is required to
employ such a timing model.

Accordingly, additional methods for modeling latch
transparency would be desirable.

20

SUMMARY OF THE INVENTION
In a first aspect of the invention, a first method
is provided. The first method includes the steps of (1)
receiving a circuit design having a plurality of latches;

25   and (2) allowing one or more latches of the circuit design
to be locally treated as exhibiting latch transparency
during modeling of the timing behavior of the circuit
design. That is, every latch of the circuit design need not
be treated as transparent during modeling.

30   In a second aspect of the invention, a method for
modeling latch transparency at a local level is provided
that includes the steps of (1) determining a list of
components and connections to the components included in an

integrated circuit (IC); (2) identifying one or more local clock buffers (LCBs) in the IC; (3) identifying one or more clock signals of each LCB in the IC; (4) identifying one or more latches in the IC; and (5) identifying one or more

5   latches coupled to each LCB in the IC. The method further includes the steps of associating a delay with a local clock coupled to one or more latches in the IC, and changing a timing model for the one or more latches and therefore, also the IC as a whole based on the delay.

10   Numerous other aspects are provided, as are computer program products in accordance with these and other aspects of the invention. Each computer program product described herein may be carried by a medium readable by a computer (e.g., a carrier wave signal, a floppy disc, a

15   compact disc, a DVD, a hard drive, a random access memory, etc.).

           Other features and aspects of the present invention will become more fully apparent from the following detailed description, the appended claims and the

20   accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

           FIG. 1 illustrates an exemplary method for locally accounting for transparency of a latch in a timing model of

25   a circuit design.

           FIG. 2 illustrates an exemplary method of performing a timing run on a circuit design that locally accounts for transparency of one or more latches in accordance with the present invention.

30   FIG. 3 illustrates exemplary timing adjustments made to an LCB in accordance with the present invention.

DETAILED DESCRIPTION

In one or more embodiments of the present
invention, a method is provided to locally account for
transparency of a latch in a timing model of a circuit
design. The timing model is provided to a static timing
5   tool, which will determine the timing behavior of the
circuit design by performing a timing run (e.g., a timing
simulation) on the circuit design. In one embodiment, all
latches coupled to a local clock buffer, which generates
clock signals for the latches based on a global clock
10   signal, are treated as transparent by the timing model. The
ability to locally treat latches as transparent in a timing
model avoids the disadvantages mentioned above of treating
every latch in a circuit design as transparent. The above
method also provides the advantage of not limiting the cycle
15   time of a circuit design by the longest path of the circuit
design.

          FIG. 1 illustrates an exemplary method 100 to
locally account for transparency of a latch in a timing
model of a circuit design. One or more of the steps of the
20   method 100 may be implemented as computer program code
and/or as one or more computer program products. With
reference to FIG. 1, in step 102, the method 100 begins. In
step 104, a list of components and connections to the
components included in an integrated circuit (IC) are read
25   into a static timing tool. For example, a netlist or
similar component/connection listing may be read into the
static timing tool, which is modified in accordance with the
present invention. Static timing tools are conventional
modeling tools that may determine the timing characteristics
30   of an IC before the circuit design goes into production. In
contrast to most conventional timing tools, the timing tool
of the present invention may model circuit components (e.g.,
latches) at the transistor level as described further below.

Following step 104, step 106 is performed. In step 106, a first pattern is employed to identify one or more local clock buffers (LCBs) in the IC. The first pattern may include, for example, a sub-netlist or similar

5   list of transistors used to create each LCB; and the first pattern may be compared to the netlist of the IC to identify the LCBs of the IC (e.g., by identifying the transistors that create each LCB).

The first pattern also may be employed to identify

10 the names (e.g., net names) of clock signals (e.g., local clock signals) generated by one or more LCBs in the IC. Each LCB may generate a unique set of clock signals. In one particular embodiment, the net names of the clock signals generated by one or more LCBs are stored in a data

15 structure, such as an associative array or hash. The name of the LCB which generates a clock signal may be used to index the data structure. In general, the first pattern may be used to identify all LCBs in the IC and the net names of all clock signals generated by the one or more LCBs (via the

20 net names of the clock signals stored in a data structure).

The first pattern may be provided by a circuit designer, and/or may be stored in a file. In one or more embodiments, the static timing tool may include a control file that refers to the file storing the first pattern and

25 that causes the timing tool to read in the first pattern. Likewise, a data structure including all LCBs may be created and stored by the timing tool. Other techniques for creating and/or storing the first pattern may be employed.

In step 108, a second pattern is employed to

30 identify one or more latches in the IC. In general, the second pattern may be used to identify all latches in the IC. The second pattern may include, for example, a sub-netlist or similar list of the transistors used to create

6

each latch; and the second pattern (e.g., the sub-netlist) may be compared to the netlist of the IC to identify the latches of the IC (e.g., by identifying the transistors used to create each latch). Thereafter, the net names of the

5   clock signals input to the latches identified above may be identified and provided to (e.g., used to index) a data structure which stores the net names of all the clock signals (step 106) so as to identify one or more latches coupled to each LCB. As with the first pattern, the second

10 pattern may be provided by a circuit designer, and/or stored in a file. In one embodiment, the static timing tool may include a control file that refers to the file storing the second pattern and that causes the timing tool to read in the second pattern. Likewise, a data structure including

15 all latches may be created and stored by the static timing tool.

After all the latches in the IC are identified using pattern matching (steps 106 and 108), the latches are marked as non-transparent by the timing tool (and will be

20 treated as non-transparent by the timing tool unless modified as described below). For example, when a latch is treated as non-transparent by the timing tool, the timing tool will perform a setup check for data input by the latch. The setup check may determine whether data arrives early

25 enough to be stable at the input of the latch (so that the data may be captured by the latch successfully). If so, the timing tool may launch the data out of the latch with the leading edge of a launch clock pulse (as described further below).

30   In step 110, it is determined whether a delay value for one or more local clocks is specified. For example, a user, such as a system designer, may create a delay file which includes the name of one or more local

clocks (identified above in step 106) and a delay value for
each local clock. A delay value for a local clock indicates
the amount of time by which a rising (e.g., leading) edge of
a launch clock signal input to a latch associated with the

5   local clock is to be delayed. Delaying the rising (e.g.,
leading) edge of the launch clock signal input to a latch
during circuit timing modeling allows the timing tool to
effectively model circumstances, which occur during
operation of a circuit, in which data arrives at the latch

10   after the rising edge of the launch clock but is
nevertheless launched out of the latch (e.g., due to latch
transparency), without the modeling resulting in an error
condition. That is, because the launch clock signal input
to the latch (e.g., the slave latch in a master/slave latch)

15   during the timing modeling is delayed, the timing tool
treats the data that would otherwise arrive at the latch
after the rising edge of the launch clock signal as if it
arrives at the latch prior to the rising edge of the launch
clock signal. Therefore, the timing tool does not generate

20   an error condition. In one or more embodiments, after all
LCBs and latches have been identified (steps 106 and 108) a
control file included in the timing tool may read in the
delay file created by the user. If it is determined that a
delay value is not specified for any local clocks (e.g., if

25   no delay file exists), step 112 is performed.

       In step 112, the timing tool creates a delay file
specifying the local clocks of the IC and a default delay
value of zero for each local clock. In one embodiment, the
delay file created by the timing tool may also include the

30   latch names which receive clock signals from a specified
local clock. The above delay file created by the timing
tool may be modified later by a user, such as a system
designer. For example, the user may change the delay value

associated with one or more local clocks in the delay file
prior to a subsequent timing run. The user may add entries
to the delay file indicating a local clock and a delay value
corresponding to the local clock and/or remove entries from

5   the delay file. Therefore, a circuit designer may perform
an initial timing run on an integrated circuit without
including any delay values for local clocks (e.g., with all
latches being treated as non-transparent). Thereafter,
during subsequent timing runs, the designer may easily add

10 transparency to latches at a local level by specifying a
delay value for the local clock that is coupled to the
latches (e.g., through the use of the delay file created by
the timing tool). Following step 112, the process 100 ends
(step 118).

15   If it is determined that a delay value for one or
more local clocks is specified in step 110, step 114 is
performed. In step 114, the delay value specified for each
local clock is associated with a data structure (e.g., an
LCB or local clock data structure). More specifically, for

20 each local clock the timing tool associates the specified
delay value with all latches connected to the local clock.
Thereafter, a new delay file may be created that includes
all local clocks currently in the circuit design and any
delay value specified for the local clocks. For example, if

25 a delay file already exists, the data within the delay file
may be updated or overwritten with the newly-added delay
value(s). Likewise, an entirely new delay file may be
created. Entries in an original delay file specifying a
delay value corresponding to local clocks that are no longer

30 in the circuit design will not be included in the new delay
file. An entry will be included in the new delay file for
local clocks added to the current circuit design (e.g.,
after a prior timing run). The delay file will include a

default delay value of zero for each of these newly added

local clocks. Thereafter, the new delay file created by the

timing tool may be modified by a user to adjust the delay

associated with one or more local clocks (e.g., and all

5   latches connected to the local clocks) in the circuit design

prior to a subsequent timing run.

In step 116, the timing model for the IC is

changed. More specifically, the timing model of one or more

latches in the IC is changed based on the delay value(s)

10   specified in step 110. In this manner, the overall timing

model of the IC (e.g., a timing abstract) is changed based

on the changes made to the timing model of the latches.

In one or more embodiments, the timing tool may

create a file (e.g., a latch timing modification file) that

15   includes commands to change the timing model of each latch

corresponding or connected to a local clock for which a

delay value is specified in the delay file (described

below). Various design checks may be performed by the

timing tool. For example, the timing tool may determine

20   whether the delay value for a local clock specified in the

delay file is positive. If the specified delay value is

negative, the timing tool will not change the timing model

for the latch corresponding or connected to the local clock,

and will issue an error message. Likewise, the timing tool

25   may determine whether the delay value for a local clock

specified in the delay file is larger than a predetermined

(maximum) value. If the specified delay value for a local

clock is larger that the predetermined value, the latches

coupled to the local clock may not function properly (e.g.,

30   the latches may not capture and launch data properly).

Therefore, the timing tool may choose not to change the

timing model for the latches, and issue an error message.

However, if the specified delay value is positive and not

larger than the predetermined value, a latch timing modification file may be created to change the timing models of the latches coupled to a local clock specified in the delay file so that the transparency of latches coupled to

5   the specified local clocks is accounted for during the timing modeling. In one embodiment, the predetermined value may be set to half of a cycle time of a chip including the latches. The predetermined value may be set to other values.

10   For each local clock included in the delay file, the latch timing modification file includes a first command for changing the setup time for the latch during the timing run, a second command for increasing the data delay through the latch coupled to the local clock (e.g., by treating data

15   as being launched out of the latch at a later time during the timing run), and a third command for reducing the clock pulsewidth that must be seen by the latch coupled to the local clock during the timing run.

        Under normal circumstances, when the timing tool

20   performs a timing run on an IC to determine the timing behavior of the IC, the timing tool may calculate a setup time for each latch to be used during the timing run. The setup time determines the latest time that data may arrive at the input of the latch and be ensured that it is captured

25   accurately by the latch. The timing tool may also calculate a time when data is launched from a latch during the timing run. When data is launched from a latch the data is made available to logic that follows the latch.

        The timing tool may also calculate a minimum

30   pulsewidth of the clock signal (e.g., launch clock signal) that must be provided to the latch to ensure proper functioning (e.g., capturing and launching of data) of the latch during the timing run.

The first command is used to relax the setup check
performed by a latch by allowing data to arrive at the latch
at a later time than originally calculated by the timing
tool. In this manner, a longer data path may be defined by

5   the user and used to input data to the latch so that data
may arrive at the latch at a later time and nonetheless be
captured by the latch during the modeling. The second
command delays the launching of data from the latch by the
same amount that the setup check is delayed by the first

10   command in the timing run. Therefore, data arrives at logic
that follows the latch at a later time as specified by the
delay. The third command is used to ensure correct
functioning of the latch. The timing tool determines
whether the clock pulse input to the latch is active long

15   enough (e.g., whether the clock pulsewidth is greater than
or equal to a minimum size) to accurately capture data into
the latch. By reducing the minimum clock pulsewidth
required for the latch, the above pulsewidth check is
tightened during the modeling. More specifically, reducing

20   the clock pulsewidth ensures that the data will appear to
arrive early enough at the latch to be written correctly
during the modeling. The reduced pulsewidth check protects
in the timing environment against a specified delay value
which would correspond to a real setup time violation in the

25   physical world.

In summary, the commands in the latch timing
modification file, when executed, allow the timing tool to
locally account for transparency of latches in a timing
model of an IC. The timing tool uses the latch timing

30   modification file to update the timing model of each latch
coupled to a local clock for which a delay value is
specified in the delay file; and uses the updated timing
model for each latch coupled to the local clock specified in

the delay file during a timing run for the IC to create an
updated overall timing model (e.g., a timing abstract) for
the IC. The timing modifications made locally to the timing
models of the latches to account for transparency are
5   incorporated within the new timing abstract and will not be
visible in subsequent timing runs for circuit designs that
include the IC as a component. In step 118, the method 100
of FIG. 1 ends.

FIG. 2 illustrates an exemplary method 200 of
10   performing a timing run on a circuit design that locally
accounts for transparency of one or more latches in
accordance with the present invention. The method 200 of
FIG. 2 may be implemented in software operable on one or
more processors and/or as one or more computer program
15   products.

With reference to FIG. 2, in step 202, the method
200 begins. In step 204, a timing model for an IC is
created that locally accounts for latch transparency. For
example, the timing model may be created as described
20   previously with reference to the method 100 of FIG. 1.

In step 206, the IC is included in a list of
components and connections to the components of a circuit
design on which a timing run is to be performed. The IC may
then be treated as one component with one or more input
25   connections and one or more output connections included in
the list of components and connections to the components
(e.g., a netlist) of the circuit design. The netlist may
include other IC components for which a timing model (e.g.,
a timing abstract) was created in a prior timing run. For
30   example, the method 100 of FIG. 1 may be used to create the
timing model for one or more of these IC components. At
such a chip or unit level each component included in the
circuit design may represent a separate IC, and a timing

abstract may be provided to the timing tool for each IC
component included in the circuit design on which a timing
run is performed. As stated, a timing abstract describes
when signals must be received at the input of a component

5   and when signals must arrive at the output of the component
(e.g., based on a delay to logic transitions on one or more
outputs of the component caused by a delay to logic
transitions on one or more inputs of the component).

It should be noted that any number of components

10 that account for latch transparency may be included in a
circuit design. However, on the chip level, the timing
adjustments necessary to account for latch transparency
within a component are not apparent, but rather are
incorporated into the timing abstract of that component (as

15 described with reference to FIG. 1).

In step 208, a timing run is performed on the
circuit design. More specifically, a chip level timing run
is performed on the circuit design. Using the timing
abstract of each of the components (e.g., ICs) included in

20 the circuit design, the timing tool determines the timing
behavior of the overall circuit design. The timing behavior
of the overall circuit design will describe when signals
must arrive at the input of the circuit design and when
signals must arrive at output of the circuit design (e.g.,

25 based on a delay to logic transitions on one or more outputs
of the circuit design caused by a delay to logic transitions
on one or more inputs of the circuit design). Note that the
timing tool does not directly account for latch transparency
during the chip level (e.g., global) timing run. As

30 mentioned above, latch transparency for an IC component is
accounted for during a previous timing run for the IC
component during which a timing abstract for the IC
component is created. Therefore, the timing tool does not

need to directly account for latch transparency during the global timing run. In step 210, the method 200 of FIG. 2 ends.

5   Through use of the method of FIG. 2, latch transparency may be employed at a local level. More specifically, by performing a global timing run on a circuit design that does not directly account for latch transparency but which includes components (e.g., ICs) that account for latch transparency, latch transparency may be applied

10   locally (avoiding the disadvantages of applying latch transparency globally).

       FIG. 3 illustrates exemplary timing adjustments made to one or more latches in accordance with the present invention. As shown in FIG. 3, a data path 300 included in

15   an IC may be bounded by a first set of latches 302 (e.g., an L1 latch 304 and an L2 latch 306) and a second set of latches 308 (e.g., an L1 latch 310 and an L2 latch 312). Data may propagate along the data path 300 as required by the cycle time 314 of the IC. The data path 300 may include

20   logic 316 which may introduce a logic delay 318 in the data path 300.

       The L1 latch 304 of the first set of latches 302 receives an input data signal (e.g., data), and receives input clock signals (from an LCB 320). As mentioned above,

25   the LCB 320 generates clock signals (e.g., dclk for L1 and lclk for L2) based on a global clock signal (e.g., nclk) of the IC. A setup check determines whether data arrives early enough at the input of the L1 latch 304 to ensure its stability and capture prior to a change in clock state. A

30   hold check determines whether data has been stable on the input of the L1 latch 304 long enough after the clock pulse has changed state.

As shown in FIG. 3, the present methods 100, 200
may be used to introduce a delay to (e.g., adjust the timing
of) the launch clock signal lclk input to the L2 latches
306, 312. Specifically, a delay 326 is introduced to the
5   leading edge of lclk during the modeling. Because a delay
328 is added to the path of the data clock signal dclk
(e.g., via a pair of inverters) in the hardware, dclk and
lclk coupled to a latch (e.g., master/slave latch) may be
overlapping during operation of the latch and therefore, the
10 latch is treated as transparent. By delaying the leading
edge of the lclk during modeling, the lclk and dclk may no
longer overlap such that the latch is treated as non-
transparent in the model.

By delaying the leading edge of the launch clock
15 signal lclk input to the L2 latch 306, data will be launched
out of the L2 latch 306 at a later time. Such a delay
allows the timing tool to model a circuit in which data
actually arrives at a latch after the rising edge of the
launch clock but is nonetheless launched out of the latch
20 (e.g., due to latch transparency) without the modeling
resulting in an error condition.

By shifting (e.g., delaying) only the leading edge
of the launch clock signal lclk, the launch clock pulsewidth
seen by the L2 latch 306 is reduced. Therefore, to avoid an
25 error condition, the minimum clock pulsewidth (e.g., launch
clock pulsewidth) that must be seen by the L2 latch 306 to
ensure proper functioning of the latch is reduced during the
timing modeling.

A setup check 336 may be performed on data input
30 to the L2 latch 312 to the leading edge of the launch clock
signal lclk. Setup checks are known in the art and are not
described further herein.

Hence, by adjusting (e.g., delaying) the launch clock lclk signal input to a set of latches (e.g., master/slave latches 302, 308), the methods 100, 200 of FIGS. 1 and 2 may be performed.

5   The foregoing description discloses only exemplary embodiments of the invention. Modifications of the above-disclosed methods which fall within the scope of the invention will be readily apparent to those of ordinary skill in the art. For instance, while in the present

10   invention timing adjustments to account for the transparency of latches in a timing model are implemented on a local clock basis (e.g., a timing adjustment is specified for a local clock, and therefore, all latches associated with the local clock receive the same timing adjustment), in other

15   embodiments, timing adjustments may be specified for one or more latches directly.

Further, while the present methods disclose calculating a new timing model for one or more latches based on a file including timing delays specified by a user, in

20   other embodiments, the timing tool may be used to automatically calculate the maximum delay or timing adjustment that may be applied to a local clock coupled to one or more latches. Further, although the present methods may be used for modeling the timing behavior of a

25   master/slave latch, in other embodiments, the present methods may be used for modeling the timing behavior of other types of latches, such as a pulsed clock latch.

Although in one or more embodiments, positive-active latches are used, in other embodiments, negative-

30   active latches may be used. In such embodiments, the signal diagram includes the same leading and trailing transitions as the signal diagram used for positive-active latches, but with opposite signs on the transitions (e.g., a leading

17

transition is a falling edge of a clock pulse and a trailing
transition is a rising edge of the clock pulse. Further,
the present invention applies if the L1 and L2 latches
switch roles (e.g., if the L1 latches, rather than the L2

5 latches, are described as having setup tests performed
against the leading edges of their respective clocks).

Accordingly, while the present invention has been
disclosed in connection with exemplary embodiments thereof,
it should be understood that other embodiments may fall

10 within the spirit and scope of the invention as defined by
the following claims.